PTO/SB/05 (08-03)
Approved for use through 07/31/06. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY			Attorney Docket No. 10				100-14310 (P04927-C1)				
PATENT APPLICATION			First Inventor			Terry L	Terry Lines				
TRANSMITTAL			Depletion-Mode T					nat Eliminates	The Need T	Γο	
		,,	Sep				reshold	Voltage Of Th	e Depletior	2-	
(Only for new nonpi	rovisional applications under 37 CFR 1.53(b	7)) <u>Ti</u>	tle		Mode Tran	sistor					
		Ex	press M	1ail La	bel No.	EV3	42470547	7US			
								· .			
	PLICATION ELEMENTS						-	Application	O		
See MPEP chapter 600	concerning utility patent application conten	ts.		4 D D	D E G G # C		sioner for	Patents	υŢ		
			•	ADDI	RESS TO:	P.O. Box		2212 1450	പ		
						Alexand	ria, VA Z.	2313-1450	 ⊃≪		
<u> </u>									<u>~</u>		
	tal Form (e.g., PTO/SB/17)	7.				in duplicate,	large tabl	le or	031088		
— `	ginal and a duplicate for fee processing)			•	ter Program				- 53		
2 Applicant cla	nims small entity status.	8.			tide and/or A icable, all ne	mino Acid S	sequence	Submission	0	===	
							(CDE)				
3. Specification	~ 1 1		a.	_	-	adable Form	, ,				
	title of the invention			Specific	•	nce Listing of A or CD-R (2		0.5			
	ence to Related Applications			ii. 📙	paper	n or CD-R()	copies),	OI .			
- Statement R	Regarding Fed sponsored R & D		c .	\Box	• •	rifying ident	ity of aho	ve conies			
	o sequence listing, a table, or a computer		U .	ш °	tatements ve	inymig idem	ity of abo	ve copies			
, -	ting appendix										
	I of the Invention nary of the Invention										
	iption of the Drawings (if filed)		ACCOMPANYING APPLICATION PARTS								
- Detailed De		9.	<i>.</i>	Assign	ment Papers	(cover sheet	& docum	ent(s))			
- Claim(s)		10	. 🖂 :	37 CFR	3.73(b) Sta	tement	Po	ower of Attorney	y		
- Abstract of	the Disclosure		((when t	here is an as	signee)					
	35 U.S.C. 113) Total Sheets 20	11	. 🔲 :	English	Translation	Document (if applicat	ble)			
(formal) 5. Oath or Declaration	n Total Sheets 2	12			ation Disclos		⊠ c	opies of IDS Cit	tations		
a. Newly executed (original or copy)				Statement (IDS)/PTO-1449							
b. Copy from a prior application (37 CFR 1.63(d))			13. Preliminary Amendment 14. Return Receipt Postcard (MPEP 503)								
(for continuation/divisional with Box 18 completed)			_		-	cara (MPEP Illy itemized)					
i. <u>DELETION OF INVENTOR(S)</u>				,		riority Docur					
Signed statement attached deleting inventor(s)					gn priority i		nendaj		•		
	amed in the prior application, see 37 CFR 63(d)(2) and 1.33(b).	16				•	35 U.S.C.	. 122(b)(2)(B)(i)		
l -	Data Sheet. See 37 CFR 1.76	.*	_					r its equivalent.).		
o	James See St Cl R 1.70	17	\square	Other:	Conv of Po	wer and Char	nge of Ad	Idress 37 CFR 1	63(d)(4) and	d	
ν,					Letter to Ex					_	
	APPLICATION, check appropriate box, an	d supply the	requisit	te inform	nation below	and in a pre	eliminary	amendment, or	in an Applic	ation	
Data Sheet under 37 CFR 1.76:											
Continuation						o.: <u>09/824.</u>	.653				
Prior application inform					rt Unit:		-				
For CONTINUATION OR DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 5b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The											
incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.											
19. CORRESPONDENCE ADDRESS											
Customer Number or Bar Code Label 33402 or Correspondence address below											
Name	Mark C. Pickering							•			
Address	P.O. Box 300								_		
City	Petaluma			State	CA			Zip Code	94953-03		
Country	USA		Te	lephon	e	(707) 762-5	500	Fax	(707) 762	-5504	
Name(Print/Type)	Mark C. Pickering			Regi	stration No.	(Attorney/Ag	gent)	36,239			
Signature	Man C. Jul					<u> </u>	Date	October 22, 20	003		

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, Box Patent Application, Washington, DC 20231.

FEE TRANSMITTAL		Complete if Known							
For FY 2004			Application Number			New			
Patent Fees are subject to annual revision.			Filing Date			Herewith			
		First 1	Named I	nventor	T	Cerry Lines			
EV342470547US		Exam	iner Nar	ne	ī	Unknown			
2.0.2.7.00.7.00		Grout	Art Un	it		Jnknown			
TOTAL AMOUNT OF PAYMENT \$770		Attorney Document No. 100-14310 (P04927-C1)							
METHOD OF PAYMENT (che	rck one)	FEE CALCULATION (continued)							
1. 🗵 The Commissioner is hereby authorized to		3. Additional Fees							
any overpayment under 37 CFR 1.16 and 1.		Large Entity Small Entity							
by this paper to Deposit Account No. 502305			Fee						
LAW OFFICES OF MARK C. PICKERING									
☐ Applicant claims small entity status. See 3	7 CFR 1.27.	1051	130	2051	65	Surcharge - late filing fee or oath	L		
2. 🗵 Payment Enclosed:		1052	50	2052	25	Surcharge - late provisional filing fee or			
☑ Check ☐ Money Order ☐ Other		1052	120	1053	120	cover sheet			
FEE CALCULATION	Y	1053	130	1053	130	Non-English specification			
1BASIC FILING FEE		1812	2520	1812	2520	For filing a request for ex parte reexamination			
LARGE ENTITY SMALL ENTITY		1804	920	1804	920	Requesting publication of SIR prior to Examiner action			
Fe Fee Fee Fee Code (\$) Code (\$) Fee Des	•	1805	1840	1805	1840	Requesting publication of SIR after Examiner action			
1001 770 2001 385 Utility	770	1251	110	2251	55	Extension for reply within first month			
1002 340 2002 170 Design 1003 530 2003 265 Plant		1252 1253	420 950	2252 2253	210 475	Extension for reply within second month Extension for reply within third month	-		
1004 770 2004 385 Reissue		1254	1480	2254	740	Extension for reply within fourth month			
1005 160 2005 80 Provisions	ıl	1255	2010	2255	1005	Extension for reply within fifth month			
SUBTO	ΓAL (1) 770	1401	330	2401	165	Notice of Appeal			
2. EXTRA CLAIM FEES FOR UTILITY AN	D REISSUE	1402	330	2402	165	Filing a brief in support of an appeal			
Extra Fee fro Claims belov		1403	290	2403	145	Request for oral hearing			
Total Claims $8 - 20 ** = 0$ x 18	= \$ 0	1451	1510	1451	1510	Petition to institute a public use proceeding			
Independent 1-3 = 0 x 86	= \$ 0	1452	110	2452	55	Petition to revive-unavoidable			
Multiple Dep. * ** or number previously paid, if greater; for Reissues, .	= \$ 0	1453 1501	1330 1330	2453 2501	665 665	Petition to revive-unintentional			
or number previously paid, if greater, for Reissues,	ee below.	1501	480	2502	240	Utility issue fee (or reissue) Design issue fee			
Large Entity Small Entity		1302	400	2302	240	Design issue ice			
Fee Fee Fee Code Fee (\$) Fee Descri Code (\$)	ption	1503	640	2503	320	Plant issue fee			
	ccess of 20	1460	130	1460	130	Petitions to the Commissioner			
-	nt claims in excess of 3	1807	50	1807	50	Processing fee under 37 CFR 1.17(q)			
	ependent claim, if not paid ind. claims over original	1806 8021	180 40	1806 8021	180 40	Submission of Information Disclosure Stmt Recording each patent assignment per			
patent	ind. ciamis over original	8021	40	0021	40	property (times number of properties)	1		
•	claims in excess of 20 and ginal patent	1809	770	2809	385	Filing a submission after final rejection (37 CFR 1.129(a))			
,		1810	770	2810	385	For each additional invention be examined (37 CFR 1.129(b)			
		1801	770	2801	385				
		1802	900	1802	900	Request for expedited examination of a design application			
SUBTOTAL (2) \$0			ed by Bas	ic Filing	Fee Paid	SUBTOTAL (3) \$0			
SUBMITTED BY									
Law Offices of Mark C. Pickering		1.5		_	A-2				
P.O. Box 300	Date:	10	-0/	<u> </u>	<u>U</u> D				
Petaluma, CA 94953-0300	4	1	, ,	p 1	() /				
Telephone: (707) 762-5583 Facsimile: (707) 762-5504			Pu //4/ (- //4/						
Customer No. 33402	By:	Aark C. I	ickering	g, Reg. N	lo. 36,239				

•

Express Mail Number EV342470547US

PTO/SB/35 (08-03)

Approved for use through 07/31/2006. OMB 0651-0031

U.S. Patent and Trademark Office; U. S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

REQUEST AND CERTIFICATION UNDER 35 U.S.C. 122(b)(2)(B)(i)

First Named Inventor		Terry Lines					
Depletion-Mode Transistor That Eliminates The Need To Separately Set The Threshold Voltage of The Depletion-Title Mode Transistor							
Atty Docket Number		100-14310 (P04927-C1)					

I hereby certify that the invention disclosed in the attached application has not and will not be the subject of an application filed in another country, or under a multilateral agreement, that requires publication at eighteen months after filing. I hereby request that the attached application not be published under 35 U.S.C. 122(b).

10-22-03

Signature

Mark C. Pickering Reg. No. 36,239

Typed or printed name

This request must be signed in compliance with 37 CFR 1.33(b) and submitted with the application **upon filing**.

Applicant may rescind this nonpublication request at any time. If applicant rescinds a request that an application not be published under 35 U.S.C. 122(b), the application will be scheduled for publication at eighteen months from the earliest claimed filing date for which a benefit is claimed.

If applicant subsequently files an application directed to the invention disclosed in the attached application in another country, or under a multilateral international agreement, that requires publication of applications eighteen months after filing, the applicant **must** notify the United States Patent and Trademark Office of such filing within forty-five (45) days after the date of the filing of such foreign or international application. **Failure to do so will result in abandonment of this application (35 U.S.C. 122(b)(2)(B)(iii)).**

This collection of information is required by 37 CFR 1.213(a). The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 6 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Continuation of 09/824,653

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Terry Lines

Appln. No.: Continuation of 09/824,653

Filed: Herewith

For: DEPLETION-MODE TRANSISTOR

THAT ELIMINATES THE NEED TO SEPARATELY SET THE THRESHOLD VOLTAGE OF THE DEPLETION-MODE

TRANSISTOR

Group Art Unit: 2815

Examiner: E. Lee

LETTER TO THE EXAMINER

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

This is a continuation of Application Serial Number 09/824,653 that was filed on April 3, 2003. The present continuation application presents claims 1-8 which are identical to claims 8-13 and 19-20, respectively, which were cancelled in the parent application.

In the parent application, the Examiner rejected claims 8-11, 19, and 20 under 35 U.S.C. §102(b) as being anticipated by Ariizumi et al. (U.S. Patent No. 4,578,694). In previously rejecting the claims, the Examiner pointed to transistor 11 shown in FIG. 4 of Ariizumi as constituting the first transistor of claim 1 (previous claim 8), and transistor 12 shown in FIG. 4 of Ariizumi as constituting the second transistor of claim 1 (previous claim 8).

In an amendment in the parent application, applicant noted that applicant was unable to find any discussion within Ariizumi that teaches or suggests that the

LETTER TO THE EXAMINER

Atty. Docket No. 100-14310 (P04927-C1) thickness of the gate oxide layer of transistor 11 is substantially less than the thickness of the gate oxide layer of transistor 12 as required by the claims.

In the Advisory Action mailed on August 20, 2003, the Examiner stated that if transistors 11, 12, and 13 were all the same type of transistor, it could be said that the gate oxides have the same thickness. Applicant previously noted, however, that at one point in the fabrication process, transistors 11, 12, and 13 appear to all be the same type of transistor.

The Ariizumi specification teaches:

"[g]ate insulation layers (19), (20) and (21) and gate electrodes (22), (23) and (24) are respectively formed on channel regions of MOSFETs (12), (11) and (13). . . . Arsenic ion is implanted in the channel regions of MOSFET (11) and (13) in order to change the threshold voltage in the negative direction and changes MOSFETs (11) and (13) to D type MOSFETs." (See column 4, lines 19-29 of Ariizumi.)

Applicant notes that to be changed to a D (depletion) type transistor, the transistor must have previously been an E (enhancement) type transistor. Transistor 12 is an enhancement type transistor. As a result, at one point during the fabrication process, MOSFETs 11, 12, and 13 were all E-type transistors. Since transistors 11, 12, and 13 were all the same type of transistor at one point, it can be said that the gate oxides have the same thicknesses as noted by the Examiner.

In the Advisory Action, the Examiner also stated that transistors 11 and 13 are substantially different from transistor 12 because transistors 11 and 13 have much larger gates than transistor 12. However, the Examiner has not pointed to, nor is applicant's attorney aware, of any teaching that indicates that the size of a MOS transistor gate is inherently related to the thickness of the gate oxide layer. In other words, applicant's attorney is unaware of any teaching that indicates that as the size of the gate increases, the thickness of the gate oxide must also increase.

In the Advisory Action, the Examiner further stated that Ariizuma shows that gate oxides 20 and 21 are thinner than gate oxide 19. Applicant notes, however,

that the claims do not recite that the first gate oxide is thinner than the second gate oxide, but instead require that the thickness of the first gate oxide be substantially less than the thickness of the second gate oxide. As noted above, the Ariizuma reference does not teach or suggest this limitation.

With further respect to claim 3 (previous claim 10), claim 3 requires that the third transistor be substantially non-conductive when zero volts are applied to the gate. As noted above, the Examiner pointed to transistor 11 shown in FIG. 4 of Ariizumi as constituting the first transistor of the claims, and transistor 12 shown in FIG. 4 of Ariizumi as constituting the second transistor of the claims. In addition, the Examiner appears to point to transistor 13 shown in FIG. 4 of Ariizumi as constituting the third transistor of the claims.

However, as shown in FIG. 4 of Ariizumi, transistor 13 is a depletion-mode device. As a result, it is not possible for transistor 13 to be substantially non-conductive when zero volts are applied to the gate because a depletion-mode device is conductive when zero volts are applied to the gate. From what applicant can determine, the Examiner did not address these comments in the Advisory Action.

With further respect to claim 6 (previous claim 13), claim 6 recites, in part,

"wherein the first and third transistors have source and drain regions of the same conductivity type, and the second transistor has source and drain regions of an opposite conductivity type."

As noted above, the Examiner pointed to transistor 11 shown in FIG. 4 of Ariizumi as constituting the first transistor of the claims, and transistor 12 shown in FIG. 4 of Ariizumi as constituting the second transistor of the claims. In addition, the Examiner appeared to point to transistor 13 shown in FIG. 4 of Ariizumi as constituting the third transistor of the claims.

Applicant notes, however, that one skilled in the art would not be motivated to form transistor 13 shown in FIG. 4 of Ariizumi as a PMOS device because the invention of Ariizumi would no longer function as intended. Transistor 13 of FIG. 4

LETTER TO THE EXAMINER

Atty. Docket No. 100-14310 (P04927-C1) of Ariizumi is shown as a diode-connected NMOS transistor. As noted by Ariizumi, the gate of transistor 13 is protected from voltage spikes on the VCC terminal because the gate and drain of transistor 13 are connected together. (See column 3, lines 56-59 of Ariizumi.)

However, if a diode-connected PMOS transistor were used in lieu of NMOS transistor 13, the gate would no longer be protected. Thus, voltage spikes on the source of a PMOS transistor from the VCC terminal can destroy the gate. As a result, one skilled in the art would not be motivated to use a PMOS transistor in lieu of NMOS transistor 13. Thus, one skilled in the art would not be motivated to change transistor 13 (the third transistor) so that transistor 13 and transistor 12 (the second transistor) have opposite conductivity type. From what applicant can determine, the Examiner did not address these comments in the Advisory Action.

Respectfully submitted,

Dated: 10-22-03

Mark C. Pickering

Registration No. 36,239

Attorney for Assignee

P.O. Box 300

Petaluma, CA 94953-0300

Telephone: (707) 762-5500 Facsimile: (707) 762-5504

Customer No. 33402